




# Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423  
 Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



Pad	Function	Pad	Function
1	C <sub>x1</sub>	9	Q2
2	R <sub>x</sub> C <sub>x</sub> (1)	10	Q2
3	Reset (1)	11	-TR (2)
4	+TR (1)	12	+TR (2)
5	-TR (1)	13	Reset (2)
6	Q1	14	R <sub>x</sub> C <sub>x</sub> (2)
7	Q1	15	C <sub>x2</sub>
8	VSS	16	VDD

**NOTE:**

Pads 1, 8 and 15 are electrically connected internally.

**Topside Metal: Al**  
**Backside: Si**  
**Backside Potential:**  
**Mask Ref: 10709B**  
**Bond Pads (Mils): 4 X 4**

**APPROVED BY:**  
**MFG: Harris**

**DIE SIZE (Mils): 94 X 92**  
**THICKNESS: 21**

**DATE: 3/13/00**  
**P/N: CD4538BH**

DG 10.1.2  
 Rev A 3-4-99